# BACKGROUND ART

FIG. 1A

LONG INSTRUCTI	ON SHORT INSTRUCTION
UNIT 1 UNIT	UNIT 3


# FIG. 1B

UNIT 1	UNIT 2	UNIT 3
UNIT 4	UNIT 5	UNIT 6
UNIT 7	UNIT 8	UNIT 9
UNIT 10	UNIT 11	UNIT 12
UNIT 13	UNIT 14	UNIT 15
UNIT 16	UNIT 17	UNIT 18
UNIT 19	UNIT 20	UNIT 21

PARALLEL EXECUTION BOUNDARY

# FIG. 1C

UNIT I	UNIT 2	UNIT 3	JNIT 4	UNIT 5	UNIT 6
LONG INST	RUCTION	LONG INST	RUCTION	LONG INST	RUCTION
UNIT 7	UNIT 8	UNIT 9	UNIT 10	UNIT 11	
LONG INST	RUCTION	SHORT INSTRUCTION	LONG INS	TRUCTION	
UNIT 12	UNIT 13	UNIT 14	UNIT 15	UNIT 16	1
LONG INST	RUCTION	LONG INST	RUCTION	SHORT INSTRUCTION	
UNIT 17	UNIT 18	UNIT 19	UNIT 20	UNIT 21	
SHORT ENSTRUCTION	LONG INS	TRUCTION	LONG INS	TRUCTION	
UNIT 22	UNIT 23	UNIT 24	UNIT 25		
LONG INST	RUCTION	SHORT INSTRUCTION	SHORT EXSTRUCTION	Ì	
UNIT 26	UNIT 27	UNIT 28	UNIT 29		
SHORT INSTRUCTION	SHORT INSTRUCTION	LONG INST	RUCTION		
UNIT 30	UNIT 31	UNIT 32	UNIT 33		
SHORT INSTRUCTION	LONG INS	TRUCTION	SHORT INSTRUCTION		



**BACKGROUND ART** FIG. 3A **UNIT QUEUE 50** UNIT 1 UNIT 2 UNIT 3 INSTRUCTION INSTRUCTION REGISTER A REGISTER B **INSTRUCTION** REGISTER 53j 53i 53k SECOND INSTRUCTION DECODER THIRD FIRST INSTRUCTION INSTRUCTION DECODER **DECODER** MUX TO THE INSTRUCTION 54a 54b **CONTROL UNIT** 

FIG. 3B BACKGROUND ART




FIG. 4




FIG. 5A SUPPLYING OF INSTRUCTIONS FROM THE INSTRUCTION FETCH UNIT TO THE INSTRUCTION BUFFER

UNIT 1	UNIT 2	UNIT 3
UNIT 4	UNIT 5	UNIT 6
UNIT 7	UNIT 8	UNIT 9
UNIT 10	UNIT 11	UNIT 12

FIG. 5B


SUPPLYING OF INSTRUCTIONS FROM THE INSTRUCTION BUFFER TO THE INSTRUCTION REGISTER


UNIT 1	UNIT 2	UNIT 3	UNIT 4
UNIT 5	UNIT 6	UNIT 7	UNIT 8
UNIT 9	UNIT 10	UNIT 11	UNIT 12


FIG. 5C


ISSUING OF INSTRUCTIONS FROM THE INSTRUCTION REGISTER TO THE INSTRUCTION DECODER (IN UNITS OF PARALLEL EXECUTION CODES)


_	_	
UNIT 2		
UNIT 4	UNIT 5	UNIT 6
UNIT 9	UNIT 10	1
UNIT 12		
	UNIT 4 UNIT 9	UNIT 4 UNIT 5  UNIT 9 UNIT 10
































Nov. 27, 2001







N v. 27, 2001




FIG. 21






FIG. 22A

INSTRUCTION 1:ld(mem1),R0 INSTRUCTION 2:add 1.R0 INSTRUCTION 3:st R0,(mem2) INSTRUCTION 4:mov R1,R0 INSTRUCTION 5:mov R2,R3 INSTRUCTION 6:add R3,R0 INSTRUCTION 7:st R0,(mem3)

### FIG. 22B



# FIG. 22C




# FIG. 22D

**EXECUTION 2** 


**EXECUTION 3** 


FIG. 22E




### FIG. 22F


PARALLEL EXECUTION I






Nov. 27, 2001








### FIG. 27A

INSTRUCTION 1 mov 0x0100, R0 INSTRUCTION 2 st R0, (SP) INSTRUCTION 3 mov R1, R2 INSTRUCTION 4 mov R3, R4 INSTRUCTION 5 add R2, R4

### FIG. 27B




### FIG. 27C

mov 0x0100, R0	
mov 0x0100, R0	mov R1, R0
mov R1, R0   mov R3, R4	mov 0x0100, R0

### FIG. 27D

mov R1, R0	mov R3, R4	mov 0x0100, R0	
st R0, (SP)	add R2, R4		


### FIG. 27E



### FIG. 28A

INSTRUCTION 6 ld (mem 1), R0 INSTRUCTION 7 st R0, (SP) INSTRUCTION 8 mov R1, R2 INSTRUCTION 9 mov R3, R4 INSTRUCTION 10 add R2, R4

### FIG. 28B



# FIG. 28C

ld (mem 1), R0	mov R1, R0	mov R3, R4
st R0, (SP)	add R2, R4	

# FIG. 28D

